zzh/2025-yatcpu
1
0
Fork 0
mirror of https://github.com/handsomezhuzhu/2025-yatcpu.git synced 2026-02-20 20:10:14 +00:00
Code Issues Packages Projects Releases Wiki Activity
66 Commits 1 Branch 0 Tags
2b8e3eb45ff2a4627cee26106f95855282cba5aa
Commit Graph

66 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
PurplePower
2b8e3eb45f updates 2024-11-19 02:00:32 +08:00
PurplePower
ea09ee5925 updated readmes and better printing 2024-11-19 01:47:50 +08:00
PurplePower
5c930b046c update clock_contrl.v for lab4 Z710 2024-11-19 01:29:05 +08:00
PurplePower
e4a4c6bf20 update clock_control.v for lab4 Z710 2024-11-19 01:17:53 +08:00
PurplePower
3abdb32f47 updates lab4 Top.scala for Z710v1.3 2024-11-19 01:11:30 +08:00
PurplePower
0f87b85f9f update Top.scala for z710v1.3 in lab3 and lab4 2024-11-19 00:50:11 +08:00
PurplePower
a64186bddb update z7-10 project scripts for other labs 2024-11-19 00:44:37 +08:00
PurplePower
8a3fae13fd updates 2024-11-19 00:25:58 +08:00
PurplePower
542c34ed46 updates Z7-10 for lab3 and lab4 2024-11-18 23:45:05 +08:00
PurplePower
0f905afe36 fixes 2024-11-18 23:17:58 +08:00
PurplePower
93ac859c8f update the Top.scala for Z710 2024-11-18 22:35:36 +08:00
PurplePower
ddb70fa967 Fixing Z710 frequency TNS too large 
- now Z7-10 vivado project no longer copy files to local folder, so vivado can auto update it in generate_bitstream.tcl
- Z7-10 clock freq is divided by 5 from 125MHz to 25MHz in clock_control.v
- adds Zynq7000 v1.3 for lab2
 2024-11-18 22:30:07 +08:00
PurplePower
28380be03b fixex typo in clock_control.v 2024-11-18 17:37:50 +08:00
PurplePower
eba44fe287 fixed script again 2024-11-18 17:26:27 +08:00
PurplePower
67896ab727 update csrc for correct UART printing with lower clock frequency 2024-11-18 17:06:23 +08:00
PurplePower
ad0aaa823f fixed problems in Vivado 2020 of reset input from button 2024-11-18 17:02:42 +08:00
PurplePower
3e3c8ba6c0 board updates and fixes 
- now VCD is written in all tests by default, turn it on/off in TestAnnotations.scala
- updated cmakelists.txt
- added board program scripts and sources for Zynq 7000 v1.3 2024/02 board, lab1 only currently
 2024-11-18 10:50:45 +08:00
PurplePower
358100ec57 fixed missing import in decoder test; adds bloop and auto-generated vivado projects to gitignore 2024-11-14 11:04:11 +08:00
PurplePower
4c36205a7f fixed the wrong assignment of uart output in lab1 z710 Top module 2024-11-14 10:14:53 +08:00
PurplePower
948b2e64f8 Added more tests for decoder 2024-11-07 22:38:53 +08:00
PurplePower
6866ae32ad Merge branch 'main' into dev 2024-10-22 00:58:09 +08:00
Tokisakix
1e4bfaac1b Update README.md 2024-09-09 11:26:50 +08:00
PurplePower
55aff2d301 Update Top.scala 2024-01-24 15:11:56 +08:00
PurplePower
b9294c0bd1 added c source files back 2024-01-23 21:35:09 +08:00
PurplePower
b3738b8f63 Updated z710 README and vitis script 
- skipped a redundant `paltform generate` in vitis_prj_run.tcl
- updated z710 README.md to be more detailed
 2024-01-19 15:40:51 +08:00
PurplePower
0a8f2ecffc updated readme for z710 board burning 2024-01-13 11:54:24 +08:00
PurplePower
8b505af0bf Merge branch 'main' into dev 2024-01-13 11:51:16 +08:00
PurplePower
ef4a567f22 Updated readme in z710 board burning 2024-01-13 11:34:17 +08:00
TOKISAKIX\21168
6271b88ca5 update test 2024-01-11 10:01:31 +08:00
Tokisakix
a1a4bc06c3 Merge pull request #1 from Tokisakix/dev 
Dev
 2023-12-27 19:33:12 +08:00
PurplePower
d79780a480 Fixed vivado script import path error 2023-12-27 14:01:29 +08:00
PurplePower
b7871a2c9b Update README.md 2023-12-26 23:00:45 +08:00
PurplePower
844cb062c2 Deleted useless verilog files 2023-12-26 01:18:54 +08:00
PurplePower
816f894007 added vivado-vitis uart workflow to lab4 
not yet tested
 2023-12-26 00:58:59 +08:00
PurplePower
5ecb75157a added vivado-vitis uart workflow to lab3 2023-12-25 23:40:26 +08:00
PurplePower
ffcc688d94 vivado-vitis uart workflow added for lab2 2023-12-25 20:50:54 +08:00
PurplePower
512d0d2b4c Update generate_bitstream.tcl 
fixed tiny bug
 2023-12-25 20:06:23 +08:00
PurplePower
85c4621957 updated vidado-vitis uart workflow scripts 
Generated Top.v can be burnt to Z7-10 board with these scripts with Vivado 2020.1, versions above should be OK.

- vivado project now generates with just a single script
- vitis project now runs with a single script
 2023-12-25 17:10:17 +08:00
PurplePower
bcd11625a6 Fixed generate bitstream bug 
copy not rename so vivado GUI still finds the .bit file
 2023-12-25 11:53:20 +08:00
PurplePower
4cbb920b92 Added TODO to README.md 2023-12-23 01:07:03 +08:00
PurplePower
2a6899729b Fixed Z7-10 generator duplicate file directory 2023-12-23 00:52:34 +08:00
TOKISAKIX\21168
d41060c668 update docs 2023-12-13 18:07:20 +08:00
TOKISAKIX\21168
379c44a60a update docs 2023-12-13 17:31:48 +08:00
TOKISAKIX\21168
d51ebe91a4 add mkdocs 2023-12-13 15:27:00 +08:00
TOKISAKIX\21168
3f918f0d78 update docs 2023-12-13 09:59:30 +08:00
TOKISAKIX\21168
7d9e9b12ae add docs 2023-12-13 09:57:23 +08:00
TOKISAKIX\21168
42bcfd9b9c finished lab3 2023-12-12 23:07:53 +08:00
TOKISAKIX\21168
90452baed2 add lab3 file 2023-12-12 22:24:33 +08:00
TOKISAKIX\21168
d7c8c1b030 finished lab1 2023-12-12 22:14:02 +08:00
TOKISAKIX\21168
0b16bb935b Merge branch 'main' of https://github.com/Tokisakix/2023-fall-yatcpu-repo 2023-12-12 21:26:35 +08:00