mirror of
https://github.com/handsomezhuzhu/2025-yatcpu.git
synced 2026-02-20 20:10:14 +00:00
vivado-vitis uart workflow added for lab2
This commit is contained in:
@@ -48,6 +48,10 @@ xsct ./vitis_prj_run.tcl
|
||||
|
||||
该段描述这些脚本如何获得,若您希望了解其中原理或做出贡献,可以阅读本节。
|
||||
|
||||
### Lab1 auxiliary file related
|
||||
|
||||
lab1 中的 `clock_control.v` 进行4分频,避免生成方案 Worst Negative Slack 超标:因为仍是单周期 CPU,单时钟时间过短导致电路来不及产生结果。
|
||||
|
||||
### Use with Vivado 2020.1
|
||||
|
||||
#### Vivado 项目重建脚本
|
||||
|
||||
Reference in New Issue
Block a user