mirror of
https://github.com/handsomezhuzhu/2025-yatcpu.git
synced 2026-02-20 20:10:14 +00:00
3e3c8ba6c0
- now VCD is written in all tests by default, turn it on/off in TestAnnotations.scala - updated cmakelists.txt - added board program scripts and sources for Zynq 7000 v1.3 2024/02 board, lab1 only currently
48 lines
995 B
Verilog
48 lines
995 B
Verilog
`timescale 1ns / 1ps
|
|
//////////////////////////////////////////////////////////////////////////////////
|
|
// Company:
|
|
// Engineer:
|
|
//
|
|
// Create Date: 2023/12/01 15:46:54
|
|
// Design Name:
|
|
// Module Name: top_test
|
|
// Project Name:
|
|
// Target Devices:
|
|
// Tool Versions:
|
|
// Description:
|
|
//
|
|
// Dependencies:
|
|
//
|
|
// Revision:
|
|
// Revision 0.01 - File Created
|
|
// Additional Comments:
|
|
//
|
|
//////////////////////////////////////////////////////////////////////////////////
|
|
|
|
|
|
module top_test(
|
|
|
|
);
|
|
|
|
reg clock;
|
|
reg reset;
|
|
reg constant_zero = 1'b0;
|
|
|
|
wire io_led, io_tx;
|
|
|
|
localparam CLK_PERIOD = 10;
|
|
initial begin
|
|
clock = 1'b0;
|
|
forever #( CLK_PERIOD / 2 ) clock = ~clock;
|
|
end
|
|
|
|
|
|
initial begin
|
|
reset = 1; // need a down edge to init all components
|
|
#(CLK_PERIOD) reset = 0; // NOTE!!: must happen together with clock down edge!
|
|
end
|
|
|
|
Top mytop(clock, reset, io_tx, constant_zero, io_led );
|
|
|
|
endmodule
|