Files
2025-yatcpu/lab3/vivado/basys3/open_project.tcl
TOKISAKIX\21168 910ee11168 init repo
2023-12-11 21:50:22 +08:00

40 lines
1.3 KiB
Tcl

# Copyright 2021 Howard Lau
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# Only tested on Vivado 2020.1 on Windows 10
# set variables
set project_dir riscv-basys3
set project_name riscv-basys3
set part xc7a35tcpg236-1
set sources {../../verilog/basys3/Top.v}
set test_sources {../../verilog/basys3/test.v}
# open the project. will create one if it doesn't exist
if {[file exist $project_dir]} {
# check that it's a directory
if {! [file isdirectory $project_dir]} {
puts "$project_dir exists, but it's a file"
}
open_project $project_dir/$project_name.xpr -part $part
} else {
create_project $project_name $project_dir -part $part
}
add_files -norecurse $sources
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse basys3.xdc
add_files -fileset sim_1 -norecurse $test_sources
update_compile_order -fileset sim_1