Files
2025-yatcpu/lab1/vivado/z710/generate_bitstream.tcl
PurplePower ddb70fa967 Fixing Z710 frequency TNS too large
- now Z7-10 vivado project no longer copy files to local folder, so vivado can auto update it in generate_bitstream.tcl
- Z7-10 clock freq is divided by 5 from 125MHz to 25MHz in clock_control.v
- adds Zynq7000 v1.3 for lab2
2024-11-18 22:30:07 +08:00

64 lines
1.9 KiB
Tcl

# Copyright 2021 Howard Lau
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
source open_project.tcl
update_module_reference design_1_Top_0_0
while 1 {
if { [catch {launch_runs synth_1 -jobs 4 } ] } {
regexp {ERROR: \[Common (\d+-\d+)]} $errorInfo -> code
if { [string equal $code "12-978"] } {
puts "Already generated and up-to-date"
break
} elseif { [string equal $code "17-69"] } {
puts "Out of date, reset runs"
reset_runs synth_1
continue
} else {
puts "UNKNOWN ERROR!!! $errorInfo"
exit
}
}
break
}
wait_on_run synth_1
while 1 {
if { [catch {launch_runs impl_1 -jobs 4 -to_step write_bitstream } ] } {
regexp {ERROR: \[Vivado (\d+-\d+)]} $errorInfo -> code
if { [string equal $code "12-978"] } {
puts "Already generated and up-to-date"
break
} elseif { [string equal $code "12-1088"] } {
puts "Out of date, reset runs"
reset_runs impl_1
continue
} else {
puts "UNKNOWN ERROR!!! $errorInfo"
exit
}
}
break
}
wait_on_run impl_1
# export hardware platform to Vitis
set_property pfm_name {} [get_files -all $project_dir/$project_name.srcs/sources_1/bd/design_1/design_1.bd]
write_hw_platform -fixed -include_bit -force -file $project_dir/design_1_wrapper.xsa