mirror of
https://github.com/handsomezhuzhu/2025-yatcpu.git
synced 2026-02-20 12:00:14 +00:00
31 lines
1.2 KiB
Scala
31 lines
1.2 KiB
Scala
// Copyright 2022 Howard Lau
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
//
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
|
|
package riscv.core
|
|
|
|
import chisel3._
|
|
import peripheral.RAMBundle
|
|
import riscv.Parameters
|
|
|
|
class CPUBundle extends Bundle {
|
|
val instruction_address = Output(UInt(Parameters.AddrWidth))
|
|
val instruction = Input(UInt(Parameters.DataWidth))
|
|
val instruction_valid = Input(Bool())
|
|
val memory_bundle = Flipped(new RAMBundle)
|
|
val device_select = Output(UInt(Parameters.SlaveDeviceCountBits.W))
|
|
val interrupt_flag = Input(UInt(Parameters.InterruptFlagWidth))
|
|
val debug_read_address = Input(UInt(Parameters.PhysicalRegisterAddrWidth))
|
|
val debug_read_data = Output(UInt(Parameters.DataWidth))
|
|
}
|