mirror of
https://github.com/handsomezhuzhu/2025-yatcpu.git
synced 2026-02-20 20:10:14 +00:00
lab2打包
This commit is contained in:
29
lab2/朱梓涵24325356/scala/peripheral/Dummy.scala
Normal file
29
lab2/朱梓涵24325356/scala/peripheral/Dummy.scala
Normal file
@@ -0,0 +1,29 @@
|
||||
// Copyright 2021 Howard Lau
|
||||
//
|
||||
// Licensed under the Apache License, Version 2.0 (the "License");
|
||||
// you may not use this file except in compliance with the License.
|
||||
// You may obtain a copy of the License at
|
||||
//
|
||||
// http://www.apache.org/licenses/LICENSE-2.0
|
||||
//
|
||||
// Unless required by applicable law or agreed to in writing, software
|
||||
// distributed under the License is distributed on an "AS IS" BASIS,
|
||||
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
// See the License for the specific language governing permissions and
|
||||
// limitations under the License.
|
||||
|
||||
package peripheral
|
||||
|
||||
import chisel3._
|
||||
import riscv.Parameters
|
||||
|
||||
// A dummy master that never initiates reads or writes
|
||||
class Dummy extends Module {
|
||||
val io = IO(new Bundle {
|
||||
val bundle = Flipped(new RAMBundle)
|
||||
})
|
||||
io.bundle.write_strobe := VecInit(Seq.fill(Parameters.WordSize)(false.B))
|
||||
io.bundle.write_data := 0.U
|
||||
io.bundle.write_enable := false.B
|
||||
io.bundle.address := 0.U
|
||||
}
|
||||
Reference in New Issue
Block a user