zzh/2025-yatcpu
1
0
Fork 0
mirror of https://github.com/handsomezhuzhu/2025-yatcpu.git synced 2026-02-20 20:10:14 +00:00
Code Issues Packages Projects Releases Wiki Activity

fixes

Browse Source
This commit is contained in:
PurplePower
2024-11-18 23:17:58 +08:00
parent 93ac859c8f
commit 0f905afe36
11 changed files with 16 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lab2/csrc/say_goodbye.c
View File

@@ -32,10 +32,10 @@ int main() {
{
uart_send_char(*p);
p++;
waste_some_time(200);
waste_some_time(500);
}
waste_some_time(400);
waste_some_time(500);
break; // print once, but pressing CPU reset can print again
}

BIN
lab2/src/main/resources/say_goodbye.asmbin
View File

Binary file not shown.

12
lab2/src/main/scala/board/z710v1.3/Top.scala
View File

@@ -35,14 +35,14 @@ class Top(binaryFilename: String = "say_goodbye.asmbin") extends Module {
val mem = Module(new Memory(Parameters.MemorySizeInWords))
// val hdmi_display = Module(new HDMIDisplay)
// val display = Module(new CharacterDisplay)
// val timer = Module(new Timer)
val timer = Module(new Timer)
val uart = Module(new Uart(frequency = clock_freq, baudRate = 115200)) // 31M or 32M is good, 33M more error
val dummy = Module(new Dummy)
// display.io.bundle <> dummy.io.bundle
mem.io.bundle <> dummy.io.bundle
mem.io.debug_read_address := 0.U
// timer.io.bundle <> dummy.io.bundle
timer.io.bundle <> dummy.io.bundle
uart.io.bundle <> dummy.io.bundle
io.tx := uart.io.txd
uart.io.rxd := io.rx
@@ -63,10 +63,10 @@ class Top(binaryFilename: String = "say_goodbye.asmbin") extends Module {
withClock(CPU_tick.asClock) {
val cpu = Module(new CPU)
// cpu.io.interrupt_flag := Cat(uart.io.signal_interrupt, timer.io.signal_interrupt)
// cpu.io.csr_regs_debug_read_address := 0.U
// cpu.io.regs_debug_read_address := 0.U
cpu.io.debug_read_address := 0.U
cpu.io.interrupt_flag := Cat(uart.io.signal_interrupt, timer.io.signal_interrupt)
cpu.io.csr_regs_debug_read_address := 0.U
cpu.io.regs_debug_read_address := 0.U
// cpu.io.debug_read_address := 0.U
// cpu.io.memory_bundle.read_data := 0.U
cpu.io.instruction_valid := rom_loader.io.load_finished
mem.io.instruction_address := cpu.io.instruction_address

2
lab2/vivado/z710/z710.xdc
View File

@@ -10,7 +10,7 @@
##Clock signal
set_property -dict {PACKAGE_PIN K17 IOSTANDARD LVCMOS33} [get_ports io_clock]
create_clock -period 20.000 -name sys_clk_pin -waveform {0.000 10.000} -add [get_ports io_clock]
create_clock -period 8.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports io_clock]